JP,2570523,B

CLAIMS

(57) [Claim(s)]
[Claim 1] The 1st and 2nd transistors by which both :drain electrodes were connected to the 1st power source in the current detector using two or more FET transistors, and both gate electrodes were connected to the input signal terminal;
Constant current source connected between the source electrode of said 1st transistor, and the 2nd power source;
Electrical-potential-difference comparator by which one input was connected to the source electrode of said 1st transistor, and the input of another side was connected to the source electrode and output terminal of said 2nd transistor;
The current detector characterized by detecting stably an excess of a predetermined value of the output current which flows said output terminal by comparing the potential of a preparation and the source electrode of said 2nd transistor with the potential of the source electrode of said 1st transistor.

DETAILED DESCRIPTION

[Detailed Description of the Invention]
[0001]
[Industrial Application] This invention relates to a current detector. It is the circuit which used power metal-oxide semiconductor field effect transistor for the detail more, and is related with the highly precise current detector which detects that the output current exceeded the maximum allowed value, and intercepts MOSFET.
[0002]
[Description of the Prior Art] Conventionally, there was a circuit as shown in drawing 1 as a current detector the voltage regulator using power metal-oxide semiconductor field effect transistor, and for Motor Driver. two juxtaposition n channel MOS FET transistors M1 which made the current detector 10 in the monolithic device as shown in this drawing, and M2 from -- it changes. MOSFET transistor M1 for detection which is the 1st transistor A drain electrode is the output current (load current) Io. Output terminal Po to receive Connecting, a gate electrode is the input signal terminal Vg. Connecting, a source electrode is the monitor resistance Rm. It minds and connects with the ground. Power-metal-oxide-semiconductor-field-effect-transistor transistor M2 which is the 2nd transistor Transistor M1 A drain electrode is an output terminal Po similarly. It connects and a gate electrode is the input signal terminal Vg. It connects. Transistor M2 The source electrode is directly connected to the ground. Thus, the output current Io By dividing into the power section and a detecting element, it is the monitor resistance Rm.

It carries out to detection and has come to be able to carry out insertion use. The current detector 10 has the electrical-potential-difference comparator COMP again. The non-inversed input terminal of the electrical-potential-difference comparator COMP is the 1st transistor M1. A source electrode and monitor resistance Rm The node of a between to electrical potential difference Vm It inputs. The inversed input terminal of the electrical-potential-difference comparator COMP inputs reference voltage Vrf from the positive electrode of the source of reference voltage where the negative electrode was grounded.
[0003] Below, actuation of the current detector 10 is explained. Generally, it is the drain current Id of MOSFET. Vds is expressed with a degree type in approximation in a very small active region compared with Vgs.
[0004] Id =K-W/L -(Vgs-Vth) Vds -- for a proportionality constant and W/L, the width versus length of a channel and Vgs are [K / threshold voltage and Vds of the electrical potential difference between the gate sources and Vth] the electrical potential differences between the drain sources here.
[0005] Monitor resistance Rm When it assumes that a value is sufficiently small, it is a transistor M1. Current I1 which flows when it is ON Rm to depend The value for a voltage drop Vm (= I1 and Rm) is a transistor M1. It can ignore compared with ON state voltage Vds between the drain sources. When this condition is fulfilled, it sets at an upper ceremony and is both the FET transistor M1 and M2. It can consider that Vds(es) and Vgs(es) are equal respectively. Since it can consider that both the transistors M1 and the threshold voltage Vth of M2 are almost equal, it is the FET transistor M2. Drain current I2 FET transistor M1 Drain current I1 A ratio I2 / I1 It is set to I2 / I1 =(W2 / L2)/(W1 / L1) =n, and becomes fixed. Therefore, it is I1 if mirror ratio n is known. By detecting a value, the value of I2 (= n-I1), therefore Io (= (n+1) and I1) can be known. It is good as a value of n at 1000.
[0006] Io I1 I1 since it can consider that it is in proportionality Monitor resistance Rm to depend A part for a voltage drop Vm It compares with reference voltage Vrf (refer to drawing 2), and is Vm. By detecting having exceeded reference voltage Vrf, it is Io. It is detectable to have exceeded the predetermined value. In the current detector 10 of drawing 1 , it is Vm. If reference voltage Vrf is exceeded, Comparator COMP is the current-limiting signal Co. It outputs (refer to drawing 2). Current-limiting signal Co By being outputted, it is the output current Io. It is detectable to have exceeded the predetermined value. Current-limiting signal Co For example, gate voltage Vg By inputting in the current-limiting circuit (not shown) to control, it is gate voltage Vg. It can be made zero and the MOSFET transistor M1 and M2 can be intercepted.
[0007] as mentioned above, proper precision with the comparatively good division current which flows between MOSFETs by which on resistance was adjusted within the monolithic device -- **** -- since it is, the power-metal-oxide-semiconductor-field-effect-transistor current detector 10 enables measurement of the load current of a power equalization circuit etc. somewhat efficiently. Monitor resistance Rm It is Rm if it is 10 or less % of the on resistance of the detecting-element transistor M1. Current I1 which can be disregarded and is detected It becomes the output current / current mirror ratio, i.e., I2 / n, mostly.
[0008]
[Problem(s) to be Solved by the Invention] However, in fact, it is the detecting-element transistor M1 in order to suppress detection loss low. Channel width W1 Transistor M2

W2 It must compare and must design small (W1 <<W2). In that case, transistor M1 It compares with on resistance and is Rm. If it is made small to extent which can be disregarded, it is the resistance Rm for detection. It becomes inadequate [the generated electrical potential difference for detection] for usually driving the current-limiting circuit containing a comparator etc. Therefore, it cannot but stop using a to some extent big value for Rm, and is Rm. It becomes impossible to ignore. Then, the sum total resistance by the side of detection (mirror) swells up considerably, and there is a trouble that current mirror ratio will change. Namely, Rm If it cannot ignore, it is a transistor M1. M2 The electrical potential difference Vds between the drain sources becomes mutually equal less, current mirror ratio is out of order by this, and detection precision worsens.
[0009] This invention aims at offering the current detector where detection precision is high in view of the above troubles.
[0010] Other purposes of this invention are offering a current detector without detection loss, without using the output current in a monitor circuit.
[0011]
[Means for Solving the Problem] Current detector 30 using two or more FET transistors which can be set to this invention in order to attain the above-mentioned purpose: Both drain electrodes are connected to the 1st power source Vdd. Both gate electrodes are the input signal terminals Vg. The 1st and 2nd connected transistors M1, M2 **; The 1st transistor M1 Constant current source Irf connected between a source electrode and the 2nd power source (ground); one input -- the 1st transistor M1 It connects with a source electrode. The input of another side is the 2nd transistor M2. Electrical-potential-difference comparator COMP connected to the source electrode and the output terminal; It has. The 2nd transistor M2 The potential and the 1st transistor M1 of a source electrode The output current Io which flows an output terminal by comparing the potential of a source electrode It is characterized by detecting an excess of a predetermined value.
[0012]
[Function] In the current detector of this invention constituted as mentioned above Both transistors M1 and M2 Both the source potential V1 and V2 When exactly equal (V1 =V2), it is the ratio I2 of the drain current of both transistors / I1. It operates so that it may be set to I2 / I1 =(W2 / L2)/(W1 / L1) =n (mirror ratio). In order that I1 may take a predetermined value according to a constant current source Irf, it is output current Io =I2. It will be set to I2 >I1 and n if it flows exceeding the maximum allowed current value Imx. Then, V2 It falls and is V1 >V2. The comparator COMP which became and detected it is the current-limiting signal Co. It outputs.
[0013]
[Example] The example of this invention is explained with reference to a drawing below. Drawing 3 shows the configuration of the current detector which is one example of this invention. two juxtaposition n channel MOS FET transistors M1 which made the current detector 30 in the monolithic device as shown in this drawing, and M2 from -- it changes. A transistor M1 and M2 A p channel may be used by circuitry as shown in drawing 5 , and you may be MOSFET of other formats. MOSFET transistor M1 for detection which is the 1st transistor A drain electrode is connected to supply voltage Rhine Vdd, and a gate electrode is the input signal terminal Vg. It connects and the source electrode is connected to the ground which is the 2nd power source through the constant current source Irf. Power-metal-oxide-semiconductor-field-effect-transistor transistor M2 which

is the 2nd transistor Transistor M1 Similarly, a drain electrode is connected to supply voltage Rhine Vdd, and a gate electrode is the input signal terminal Vg. It connects. Transistor M2 A source electrode is the output current (load current) Io. Output terminal Po to take out It connects. Thus, it sets to this invention and is the output current Io. It is not dividing into the power section and a detecting element. Therefore, a detecting element affects an output side. The current detector 30 has the electrical-potential-difference comparator COMP again. The non-inversed input terminal of the electrical-potential-difference comparator COMP is the 1st transistor M1. The node between a source electrode and a constant current source Irf to electrical potential difference V1 It inputs. the inversed input terminal of the electrical-potential-difference comparator COMP -- output terminal Po from -- electrical potential difference V2 It inputs. The electrical-potential-difference comparator COMP is the current-limiting output signal Co, if the reversal input value becomes smaller than a noninverting input value. It outputs.
[0014] Below, actuation of the current detector 30 is explained. Because of explanation of operation, it is both the transistors M1 and M2. Both the source potential V1 and V2 It is assumed mutually that it is an equal (V1 =V2) thing. At this time, the electrical-potential-difference comparator COMP is the current-limiting signal Co. It does not output. Generally it is the drain current Id of MOSFET. Vds is expressed with a degree type like the above-shown in a very small active region compared with Vgs.
[0015] Id =K-W/L By the -(Vgs-Vth) Vds above-mentioned assumption (V1 =V2), it is both the transistors M1 and M2. Electrical-potential-difference Vds(es) between the drain sources and electrical-potential-difference Vgs(es) between the gate sources are equal respectively. Both the transistors M1 and M2 Since it can consider that threshold voltage Vth is almost equal, it is the FET transistor M2. Drain current I2 FET transistor M1 The ratio I2 with the drain current I1 / I1 It is set to I2 / I1 =(W2 / L2)/(W1 / L1) =n. Thus, it is I1 when it shall operate according to mirror ratio n. By getting to know a value, the value of I2 (=n-I1), therefore Io (=I2 =n-I1) can be known. It is good as a value of n at 1000.
[0016] Thus, both the source potential V1 and V2 It is Io when equal. I1 Proportionality changes and it is **********. However, it is I1 by the constant current source Irf in fact. A predetermined value is taken. The output current Io, i.e., I2, A maximum allowed current value is set to Imx, and the current value of a constant current source Irf is set up with Imx/n. By doing so, it is I2. It is I1 when it flows exceeding Imx. Since it is still Irf (=Imx/n), it is set to I2 >I1 and n. Then, I2 =n-I1 Proportionality collapses and it is V2. It falls and is V1 >V2. It becomes. The comparator COMP which detected it is the current-limiting signal Co. It outputs (refer to drawing 4). Therefore, current-limiting signal Co By having been outputted, it is Io. It is detectable to have exceeded Imx. Current-limiting signal Co For example, gate voltage Vg By outputting to the current-limiting circuit (not shown) to control, it is gate voltage Vg. It is made zero and is the MOSFET transistor M1 and M2. It can intercept.
[0017]
[Effect of the Invention] This invention is the monitor resistance Rm which was experienced with the conventional technique since it was constituted as above-mentioned. The detection error to depend is avoidable, it is a high precision and the effectiveness of enabling detection/limit of the load current efficiently is acquired. Moreover, current I1 for detection in a monitor circuit It is supplied from the constant current source Irf, and is

the output current Io. Since a part is not necessarily used, it is Io. It is not affected, but effectiveness and precision are easy also for the design of an at best still more suitable stabilization circuit, and there is great effectiveness -- it is hard to be influenced by the service condition of a circuit.

TECHNICAL FIELD

[Industrial Application] This invention relates to a current detector. It is the circuit which used power metal-oxide semiconductor field effect transistor for the detail more, and is related with the highly precise current detector which detects that the output current exceeded the maximum allowed value, and intercepts MOSFET.

PRIOR ART

[Description of the Prior Art] Conventionally, there was a circuit as shown in drawing 1 as a current detector the voltage regulator using power metal-oxide semiconductor field effect transistor, and for Motor Driver. two juxtaposition n channel MOS FET transistors M1 which made the current detector 10 in the monolithic device as shown in this drawing, and M2 from -- it changes. MOSFET transistor M1 for detection which is the 1st transistor A drain electrode is the output current (load current) Io. Output terminal Po to receive Connecting, a gate electrode is the input signal terminal Vg. Connecting, a source electrode is the monitor resistance Rm. It minds and connects with the ground. Power-metal-oxide-semiconductor-field-effect-transistor transistor M2 which is the 2nd transistor Transistor M1 A drain electrode is an output terminal Po similarly. It connects and a gate electrode is the input signal terminal Vg. It connects. Transistor M2 The source electrode is directly connected to the ground. Thus, the output current Io By dividing into the power section and a detecting element, it is the monitor resistance Rm. It carries out to detection and has come to be able to carry out insertion use. The current detector 10 has the electrical-potential-difference comparator COMP again. The non-inversed input terminal of the electrical-potential-difference comparator COMP is the 1st transistor M1. A source electrode and monitor resistance Rm The node of a between to electrical potential difference Vm It inputs. The inversed input terminal of the electrical-potential-difference comparator COMP inputs reference voltage Vrf from the positive electrode of the source of reference voltage where the negative electrode was grounded.

[0003] Below, actuation of the current detector 10 is explained. Generally, it is the drain current Id of MOSFET. Vds is expressed with a degree type in approximation in a very small active region compared with Vgs.

[0004] Id =K-W/L -(Vgs-Vth) Vds -- for a proportionality constant and W/L, the width versus length of a channel and Vgs are [K / threshold voltage and Vds of the electrical potential difference between the gate sources and Vth] the electrical potential differences between the drain sources here.

[0005] Monitor resistance Rm When it assumes that a value is sufficiently small, it is a transistor M1. Current I1 which flows when it is ON Rm to depend The value for a voltage drop Vm (= I1 and Rm) is a transistor M1. It can ignore compared with ON state voltage Vds between the drain sources. When this condition is fulfilled, it sets at an upper ceremony and is both the FET transistor M1 and M2. It can consider that Vds(es) and Vgs(es) are equal respectively. Since it can consider that both the transistors M1 and the threshold voltage Vth of M2 are almost equal, it is the FET transistor M2. Drain current

I2 FET transistor M1 Drain current I1 A ratio I2 / I1 It is set to I2 / I1 =(W2 / L2)/(W1 / L1) =n, and becomes fixed. Therefore, it is I1 if mirror ratio n is known. By detecting a value, the value of I2 (= n-I1), therefore Io (= (n+1) and I1) can be known. It is good as a value of n at 1000.

[0006] Io I1 I1 since it can consider that it is in proportionality Monitor resistance Rm to depend A part for a voltage drop Vm It compares with reference voltage Vrf (refer to drawing 2), and is Vm. By detecting having exceeded reference voltage Vrf, it is Io. It is detectable to have exceeded the predetermined value. In the current detector 10 of drawing 1 , it is Vm. If reference voltage Vrf is exceeded, Comparator COMP is the current-limiting signal Co. It outputs (refer to drawing 2). Current-limiting signal Co By being outputted, it is the output current Io. It is detectable to have exceeded the predetermined value. Current-limiting signal Co For example, gate voltage Vg By inputting in the current-limiting circuit (not shown) to control, it is gate voltage Vg. It can be made zero and the MOSFET transistor M1 and M2 can be intercepted.

[0007] as mentioned above, proper precision with the comparatively good division current which flows between MOSFETs by which on resistance was adjusted within the monolithic device -- **** -- since it is, the power-metal-oxide-semiconductor-field-effect-transistor current detector 10 enables measurement of the load current of a power equalization circuit etc. somewhat efficiently. Monitor resistance Rm It is Rm if it is 10 or less % of the on resistance of the detecting-element transistor M1. Current I1 which can be disregarded and is detected It becomes the output current / current mirror ratio, i.e., I2 / n, mostly.

EFFECT OF THE INVENTION

[Effect of the Invention] This invention is the monitor resistance Rm which was experienced with the conventional technique since it was constituted as above-mentioned. The detection error to depend is avoidable, it is a high precision and the effectiveness of enabling detection/limit of the load current efficiently is acquired. Moreover, current I1 for detection in a monitor circuit It is supplied from the constant current source Irf, and is the output current Io. Since a part is not necessarily used, it is Io. It is not affected, but effectiveness and precision are easy also for the design of an at best still more suitable stabilization circuit, and there is great effectiveness -- it is hard to be influenced by the service condition of a circuit.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] However, in fact, it is the detecting-element transistor M1 in order to suppress detection loss low. Channel width W1 Transistor M2 W2 It must compare and must design small (W1 <<W2). In that case, transistor M1 It compares with on resistance and is Rm. If it is made small to extent which can be disregarded, it is the resistance Rm for detection. It becomes inadequate [the generated electrical potential difference for detection] for usually driving the current-limiting circuit containing a comparator etc. Therefore, it cannot but stop using a to some extent big value for Rm, and is Rm. It becomes impossible to ignore. Then, the sum total resistance by the side of detection (mirror) swells up considerably, and there is a trouble that current mirror ratio will change. Namely, Rm If it cannot ignore, it is a transistor M1.

M2 The electrical potential difference Vds between the drain sources becomes mutually equal less, current mirror ratio is out of order by this, and detection precision worsens.
[0009] This invention aims at offering the current detector where detection precision is high in view of the above troubles.
[0010] Other purposes of this invention are offering a current detector without detection loss, without using the output current in a monitor circuit.
MEANS

[Means for Solving the Problem] Current detector 30 using two or more FET transistors which can be set to this invention in order to attain the above-mentioned purpose: Both drain electrodes are connected to the 1st power source Vdd. Both gate electrodes are the input signal terminals Vg. The 1st and 2nd connected transistors M1, M2 **; The 1st transistor M1 Constant current source Irf connected between a source electrode and the 2nd power source (ground); one input -- the 1st transistor M1 It connects with a source electrode. The input of another side is the 2nd transistor M2. Electrical-potential-difference comparator COMP connected to the source electrode and the output terminal; It has. The 2nd transistor M2 The potential and the 1st transistor M1 of a source electrode The output current Io which flows an output terminal by comparing the potential of a source electrode It is characterized by detecting an excess of a predetermined value.
OPERATION

[Function] In the current detector of this invention constituted as mentioned above Both transistors M1 and M2 Both the source potential V1 and V2 When exactly equal (V1 =V2), it is the ratio I2 of the drain current of both transistors / I1. It operates so that it may be set to I2 / I1 =(W2 / L2)/(W1 / L1) =n (mirror ratio). In order that I1 may take a predetermined value according to a constant current source Irf, it is output current Io =I2. It will be set to I2 >I1 and n if it flows exceeding the maximum allowed current value Imx. Then, V2 It falls and is V1 >V2. The comparator COMP which became and detected it is the current-limiting signal Co. It outputs.
EXAMPLE

[Example] The example of this invention is explained with reference to a drawing below. Drawing 3 shows the configuration of the current detector which is one example of this invention. two juxtaposition n channel MOS FET transistors M1 which made the current detector 30 in the monolithic device as shown in this drawing, and M2 from -- it changes. A transistor M1 and M2 A p channel may be used by circuitry as shown in drawing 5 , and you may be MOSFET of other formats. MOSFET transistor M1 for detection which is the 1st transistor A drain electrode is connected to supply voltage Rhine Vdd, and a gate electrode is the input signal terminal Vg. It connects and the source electrode is connected to the ground which is the 2nd power source through the constant current source Irf. Power-metal-oxide-semiconductor-field-effect-transistor transistor M2 which is the 2nd transistor Transistor M1 Similarly, a drain electrode is connected to supply voltage Rhine Vdd, and a gate electrode is the input signal terminal Vg. It connects. Transistor M2 A source electrode is the output current (load current) Io. Output terminal Po to take out It connects. Thus, it sets to this invention and is the output current Io. It is not dividing into the power section and a detecting element. Therefore, a detecting

element affects an output side. The current detector 30 has the electrical-potential-difference comparator COMP again. The non-inversed input terminal of the electrical-potential-difference comparator COMP is the 1st transistor M1. The node between a source electrode and a constant current source Irf to electrical potential difference V1 It inputs. the inversed input terminal of the electrical-potential-difference comparator COMP -- output terminal Po from -- electrical potential difference V2 It inputs. The electrical-potential-difference comparator COMP is the current-limiting output signal Co, if the reversal input value becomes smaller than a noninverting input value. It outputs.
[0014] Below, actuation of the current detector 30 is explained. Because of explanation of operation, it is both the transistors M1 and M2. Both the source potential V1 and V2 It is assumed mutually that it is an equal (V1 =V2) thing. At this time, the electrical-potential-difference comparator COMP is the current-limiting signal Co. It does not output. Generally it is the drain current Id of MOSFET. Vds is expressed with a degree type like the above-shown in a very small active region compared with Vgs.
[0015] Id =K-W/L By the -(Vgs-Vth) Vds above-mentioned assumption (V1 =V2), it is both the transistors M1 and M2. Electrical-potential-difference Vds(es) between the drain sources and electrical-potential-difference Vgs(es) between the gate sources are equal respectively. Both the transistors M1 and M2 Since it can consider that threshold voltage Vth is almost equal, it is the FET transistor M2. Drain current I2 FET transistor M1 The ratio I2 with the drain current I1 / I1 It is set to I2 / I1 =(W2 / L2)/(W1 / L1) =n. Thus, it is I1 when it shall operate according to mirror ratio n. By getting to know a value, the value of I2 (=n-I1), therefore Io (=I2 =n-I1) can be known. It is good as a value of n at 1000.
[0016] Thus, both the source potential V1 and V2 It is Io when equal. I1 Proportionality changes and it is **********. However, it is I1 by the constant current source Irf in fact. A predetermined value is taken. The output current Io, i.e., I2, A maximum allowed current value is set to Imx, and the current value of a constant current source Irf is set up with Imx/n. By doing so, it is I2. It is I1 when it flows exceeding Imx. Since it is still Irf (=Imx/n), it is set to I2 >I1 and n. Then, I2 =n-I1 Proportionality collapses and it is V2. It falls and is V1 >V2. It becomes. The comparator COMP which detected it is the current-limiting signal Co. It outputs (refer to drawing 4). Therefore, current-limiting signal Co By having been outputted, it is Io. It is detectable to have exceeded Imx. Current-limiting signal Co For example, gate voltage Vg By outputting to the current-limiting circuit (not shown) to control, it is gate voltage Vg. It is made zero and is the MOSFET transistor M1 and M2. It can intercept.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]
[Drawing 1] The conventional current detector is shown.
[Drawing 2] It is a graph explaining actuation of the circuit of drawing 1 .
[Drawing 3] The current detector according to one example of this invention is shown.
[Drawing 4] It is a graph explaining actuation of the circuit of drawing 3 .
[Drawing 5] The current detector according to other examples of this invention is shown.
[Description of Notations]
30 Current Detector
Vdd Supply voltage

Vg Input signal electrical potential difference
M1 The 1st transistor
M2 The 2nd transistor
Irf Constant current source
Po Output terminal
COMP Electrical-potential-difference comparator
Io Output current

Drawing 1



Drawing 2



Drawing 3



Drawing 4



Drawing 5



(19)日本国特許庁（ＪＰ）　(12)特　許　公　報（Ｂ２）　(11)特許番号

第2570523号

(45)発行日　平成９年(1997)１月８日　(24)登録日　平成８年(1996)10月24日

(51)Int.Cl.⁶		識別記号	庁内整理番号	ＰＩ		技術表示箇所
Ｇ０１Ｒ	19/165			Ｇ０１Ｒ	19/165	Ｌ
Ｇ０５Ｆ	1/10	３０４		Ｇ０５Ｆ	1/10	３０４Ｌ
	1/56	３１０			1/56	３１０Ｐ

請求項の数１(全 5 頁)

(21)出願番号　特願平3－235706

(22)出願日　平成３年(1991)８月23日

(65)公開番号　特開平5－52880

(43)公開日　平成５年(1993)３月２日

(73)特許権者　000230908
日本モトローラ株式会社
東京都港区南麻布３丁目20番１号

(72)発明者　山村　哲久
東京都港区南麻布３丁目20番１号　日本モトローラ株式会社内

(72)発明者　日比野　和則
東京都港区南麻布３丁目20番１号　日本モトローラ株式会社内

(74)代理人　弁理士　大貫　進介　(外１名)

審査官　橋口　信宏

(56)参考文献　特開　平３－75572（ＪＰ，Ａ）
特開　平３－186770（ＪＰ，Ａ）
特開　昭62－247268（ＪＰ，Ａ）

(54)【発明の名称】　電流検出回路

(57)【特許請求の範囲】

【請求項１】　複数個のＦＥＴトランジスタを用いた電流検出回路において：

ドレイン電極が共に第１電源に接続され、ゲート電極が共に入力信号端子に接続された第１および第２トランジスタと；

前記第１トランジスタのソース電極と第２電源との間に接続された定電流源と；

一方の入力が前記第１トランジスタのソース電極に接続され、他方の入力が前記第２トランジスタのソース電極および出力端子に接続された電圧比較器と；

を備え、

前記第２トランジスタのソース電極の電位と前記第１トランジスタのソース電極の電位とを比較することによって前記出力端子を流れる出力電流の所定値超過を安定的

に検出することを特徴とする電流検出回路。

【発明の詳細な説明】

【０００１】

【産業上の利用分野】本発明は、電流検出回路に関するものである。より詳細には、パワーＭＯＳＦＥＴを用いた回路であって、出力電流が最大許容値を越えたことを検出しＭＯＳＦＥＴを遮断する高精度の電流検出回路に関するものである。

【０００２】

【従来の技術】従来、パワーＭＯＳＦＥＴを用いた電源用ＩＣやモータドライバー用の電流検出回路として、図１に示すような回路があった。同図に示されるように、電流検出回路１０は、モノリシックデバイス内に作った２個の並列ｎチャネルＭＯＳＦＥＴトランジスタＭ１、Ｍ２から成る。第１のトランジスタである検出用ＭＯＳ

ＦＥＴトランジスタＭ１のドレイン電極は出力電流（負荷電流）Ｉｏを受ける出力端子Ｐｏに接続され．ゲート電極は入力信号端子Ｖｇに接続され．ソース電極はモニター抵抗Ｒｍを介してアースに接続されている。第２のトランジスタであるパワーＭＯＳＦＥＴトランジスタＭ２は．トランジスタＭ１と同様に、ドレイン電極が出力端子Ｐｏに接続され、ゲート電極が入力信号端子Ｖｇに接続されている。トランジスタＭ２のソース電極はアースに直接に接続されている。このように出力電流Ｉｏをパワー部と検出部とに分割することによって、モニター抵抗Ｒｍを検出用として挿入使用できるようになっている。電流検出回路１０はまた、電圧比較器ＣＯＭＰを有する。電圧比較器ＣＯＭＰの非反転入力端子は．第１のトランジスタＭ１のソース電極とモニター抵抗Ｒｍとの間のノードから電圧Ｖｍを入力する。電圧比較器ＣＯＭＰの反転入力端子は、負極がアースされた基準電圧源の正極から基準電圧Ｖｒｆを入力する。

【０００３】以下に、電流検出回路１０の動作について説明する。一般に、ＭＯＳＦＥＴのドレイン電流Ｉｄは．ＶｄｓがＶｇｓに比べて極めて小さい動作領域においては．近似的に次式で表される。

【０００４】Ｉｄ＝Ｋ・Ｗ／Ｌ・（Ｖｇｓ－Ｖｔｈ）Ｖｄｓ

ここに、Ｋは比例定数、Ｗ／Ｌはチャネルの幅対長さ、Ｖｇｓはゲートソース間電圧．Ｖｔｈは閾値電圧、Ｖｄｓはドレインソース間電圧である。

【０００５】モニター抵抗Ｒｍの値が十分小さいと仮定すると、トランジスタＭ１がオンのときに流れる電流Ｉ１によるＲｍの電圧降下分Ｖｍ（＝Ｉ１・Ｒｍ）の値が．トランジスタＭ１のドレインソース間オン電圧Ｖｄｓに比べて無視できる。この条件が満たされていると、上式において、両ＦＥＴトランジスタＭ１、Ｍ２のＶｄｓどうしおよびどうしをそれぞれ等しいとみなせる。両トランジスタＭ１、Ｍ２の閾値電圧Ｖｔｈはほぼ等しいとみなせるので．ＦＥＴトランジスタＭ２のドレイン電流Ｉ２とＦＥＴトランジスタＭ１のドレイン電流Ｉ１との比Ｉ２／Ｉ１が．Ｉ２／Ｉ１＝（Ｗ２／Ｌ２）／（Ｗ１／Ｌ１）＝ｎとなり、一定になる。したがってミラー比ｎが分かっていれば、Ｉ１の値を検出することにより、Ｉ２（＝ｎ・Ｉ１）の値．ゆえにＩｏ（＝（ｎ＋１）・Ｉ１）を知ることができる。ｎの値としてたとえば1000で良い。

【０００６】ＩｏとＩ１が比例関係にあるとみなせることから、Ｉ１によるモニター抵抗Ｒｍの電圧降下分Ｖｍを基準電圧Ｖｒｆと比較し（図２参照）．Ｖｍが基準電圧Ｖｒｆを越えたことを検出することによって、Ｉｏが所定値を越えたことを検出することができる。図１の電流検出回路１０では．Ｖｍが基準電圧Ｖｒｆを越えると．比較器ＣＯＭＰが電流制限信号Ｃｏを出力する（図２参照）。電流制限信号Ｃｏが出力されることにより．出力電流Ｉｏが所定の値を越えたことを検出することができる。電流制限信号Ｃｏをたとえばゲート電圧Ｖｇを制御する電流制限回路（図示せず）内に入力することによって．ゲート電圧Ｖｇをゼロにし、ＭＯＳＦＥＴトランジスタＭ１、Ｍ２を遮断することができる。

【０００７】上記のように．モノリシックデバイス内でオン抵抗が整合されたＭＯＳＦＥＴ間を流れる分割電流は比較的良好な固有精度をもっているので、パワーＭＯＳＦＥＴ電流検出回路１０は、ある程度効率良くパワー調整回路等の負荷電流の測定を可能にする。モニター抵抗Ｒｍが検出部トランジスタＭ１のオン抵抗の１０パーセント以下であれば、Ｒｍを無視することができ．検出する電流Ｉ１は．ほぼ出力電流／電流ミラー比．つまりＩ２／ｎになる。

【０００８】

【発明が解決しようとする課題】しかしながら．実際には．検出損失を低く抑えるために検出部トランジスタＭ１のチャネル幅Ｗ１をトランジスタＭ２のＷ２に比べて小さく（Ｗ１＜＜Ｗ２）設計しなければならず．その場合にトランジスタＭ１のオン抵抗に比べてＲｍを無視できる程度に小さくすると．検出用抵抗Ｒｍで発生した検出用電圧では通常、比較器等を含む電流制限回路をドライブするには不十分となる。従って．Ｒｍにはある程度大きな値を使用せざるを得なくなり．Ｒｍを無視できなくなる。すると．検出（ミラー）側の合計抵抗がかなり膨れ上がり、電流ミラー比が変わってしまうという問題点がある。すなわち、Ｒｍを無視できないと、トランジスタＭ１とＭ２とのドレインソース間電圧Ｖｄｓが互いに等しくなくなってしまい．これにより電流ミラー比が狂ってしまい検出精度が悪くなる。

【０００９】本発明は、上記のような問題点に鑑み、検出精度の高い電流検出回路を提供することを目的としている。

【００１０】本発明の他の目的は、モニター回路において出力電流を利用せずに．検出損失のない電流検出回路を提供することである。

【００１１】

【課題を解決するための手段】上記目的を達成するために．本発明における複数個のＦＥＴトランジスタを用いた電流検出回路３０は；　ドレイン電極が共に第１電源Ｖｄｄに接続され．ゲート電極が共に入力信号端子Ｖｇに接続された第１および第２トランジスタＭ１、Ｍ２と；

　第１トランジスタＭ１のソース電極と第２電源（アース）との間に接続された定電流源Ｉｒｆと；　一方の入力が第１トランジスタＭ１のソース電極に接続され．他方の入力が第２トランジスタＭ２のソース電極および出力端子に接続された電圧比較器ＣＯＭＰと；　を備え、

第２トランジスタＭ２のソース電極の電位と第１トランジスタＭ１のソース電極の電位とを比較することによって出力端子を流れる出力電流Ｉｏの所定値超過を検出することを特徴とするものである。

【００１２】

【作用】上記のように構成した本発明の電流検出回路においては、両トランジスタM1，M2の両ソース電位V1，V2がちょうど等しい（V1＝V2）ときに、両トランジスタのドレイン電流の比I2／I1が、I2／I1＝（W2／L2）／（W1／L1）＝n（ミラー比）となるように動作する。定電流源Irfにより I1は所定の値をとるため、出力電流Io＝I2が最大許容電流値Imxを越えて流れると、I2＞I1・nとなる。するとV2が低下しV1＞V2となり、それを検出した比較器COMPが、電流制限信号Coを出力する。

【００１３】

【実施例】以下に本発明の実施例について図面を参照して説明する。図３は、本発明の一実施例である電流検出回路の構成を示す。同図に示されるように、電流検出回路３０は、モノリシックデバイス内に作った２個の並列nチャネルMOSFETトランジスタM1，M2から成る。トランジスタM1，M2は、図５に示すような回路構成によりpチャネルを使用しても良く、他の形式のMOSFETであっても良い。第１のトランジスタである検出用MOSFETトランジスタM1のドレイン電極は電源電圧ラインVddに接続され、ゲート電極は入力信号端子Vqに接続され、ソース電極は定電流源Irfを介して第２電源であるアースに接続されている。第２のトランジスタであるパワーMOSFETトランジスタM2は、トランジスタM1と同様に、ドレイン電極が電源電圧ラインVddに接続され、ゲート電極が入力信号端子Vqに接続されている。トランジスタM2のソース電極は出力電流（負荷電流）Ioを取り出す出力端子Poに接続されている。このように本発明においては、出力電流Ioをパワー部と検出部とに分割していない。そのため、検出部が出力側に影響を及ぼさないようになっている。電流検出回路３０はまた、電圧比較器COMPを有する。電圧比較器COMPの非反転入力端子は、第１のトランジスタM1のソース電極と定電流源Irfとの間のノードから電圧V1を入力する。電圧比較器COMPの反転入力端子は、出力端子Poから電圧V2を入力する。電圧比較器COMPは、その反転入力値が非反転入力値より小さくなると、電流制限出力信号Coを出力する。

【００１４】以下に、電流検出回路３０の動作について説明する。動作の説明のために、両トランジスタM1，M2の両ソース電位V1，V2を互いに等しい（V1＝V2）ものと仮定する。このとき、電圧比較器COMPは電流制限信号Coを出力しない。一般にMOSFETのドレイン電流Idは、VdsがVqsに比べて極めて小さい動作領域においては、前掲と同様に次式で表される。

【００１５】Id＝K・W／L・（Vqs－Vth）Vds

上記仮定（V1＝V2）により、両トランジスタM1，M2のドレインソース間電圧Vdsどうしおよびゲートソース間電圧Vqsどうしがそれぞれ等しい。両トランジスタM1，M2の閾値電圧Vthはほぼ等しいとみなせるので、FETトランジスタM2のドレイン電流I2とFETトランジスタM1のドレイン電流I1との比I2／I1は、I2／I1＝（W2／L2）／（W1／L1）＝nとなる。このようにミラー比nにしたがって動作しているものとすると、I1の値を知ることにより、I2（＝n・I1）の値、ゆえにIo（＝I2＝n・I1）を知ることができる。nの値としてたとえば1000で良い。

【００１６】このように両ソース電位V1，V2が等しいときは、IoとI1の比例関係が成り立つている。ところが、実際には定電流源Irfにより I1は所定の値をとる。出力電流Io，すなわちI2の最大許容電流値をImxとし、定電流源Irfの電流値をImx／nと設定しておく。そうすることにより、I2がImxを越えて流れたとき、I1はIrf（＝Imx／n）のままであることから、I2＞I1・nとなる。するとI2＝n・I1の比例関係が崩れ、V2が低下しV1＞V2となる。それを検出した比較器COMPが、電流制限信号Coを出力する（図４参照）。したがって、電流制限信号Coが出力されたことによって、IoがImxを越えたことを検出することができる。電流制限信号Coをたとえばゲート電圧Vqを制御する電流制限回路（図示せず）に出力することによって、ゲート電圧Vqをゼロにし、MOSFETトランジスタM1，M2を遮断することができる。

【００１７】

【発明の効果】本発明は、上述のとおり構成されているので、従来技術で経験したようなモニター抵抗Rmによる検出誤差を回避することができ、高い精度でかつ効率良く負荷電流の検出／制限を可能にするという効果が得られる。また、モニター回路での検出用電流I1は定電流源Irfから供給されており、出力電流Ioの一部を利用するわけではないので、Ioに影響を与えず、効率・精度が良く、さらに適当な安定化回路の設計も容易であり回路の使用条件による影響も受けにくいなど、多大の効果がある。

【図面の簡単な説明】

【図１】従来の電流検出回路を示す。

【図２】図１の回路の動作を説明するグラフである。

【図３】本発明の一実施例にしたがった電流検出回路を示す。

【図４】図３の回路の動作を説明するグラフである。

【図５】本発明の他の実施例にしたがった電流検出回路を示す。

【符号の説明】

３０　電流検出回路

Vdd　電源電圧

Vq　入力信号電圧

M1　第１トランジスタ

7　　8

M2　第2トランジスタ　　＊COMP　電圧比較器

Irf　定電流源　　Io　出力電流

Po　出力端子　　＊

【図1】



【図2】



【図4】



【図3】


30
Vdd
D
M1
G
Vg
S
M2
D
G
S
Io
Co
COMP
+
-
V1
I1
V2
Po
Lo
Ist

【図5】


50
Vdd
Ist
Io
Co
COMP
+
-
Po
M1
S
G
D
M2
S
G
D
-Vg